

EXHIBIT A



Wikipedia is sustained by people like you. Please donate today.

Itanium

From Wikipedia, the free encyclopedia

Itanium is the brand name for 64-bit Intel Microprocessors that implement the **Intel Itanium architecture** (formerly called IA-64). Intel has released two processor families using the brand: **Itanium** and **Itanium 2**. The processors are marketed for use in enterprise servers and high-performance computing systems. The architecture originated at Hewlett-Packard (HP) and was later developed by HP and Intel together.

Itanium's architecture differs dramatically from the x86 architectures (and the x86-64 extensions) used in other Intel processors. The architecture is based on explicit instruction-level parallelism, with the compiler making the decisions about which instructions to execute in parallel. This approach allows the processor to execute up to six instructions per clock cycle. By contrast with other superscalar architectures, *Itanium* does not need elaborate hardware to keep track of instruction dependencies during parallel execution.

After a protracted development process, the first Itanium was released in 2001, and subsequently more powerful Itanium processors have been released periodically. HP produces most Itanium-based systems, but several other manufacturers have also developed systems based on Itanium. As of 2007, Itanium is the fourth-most deployed microprocessor architecture for enterprise-class systems, behind x86-64, IBM POWER, and SPARC. After a schedule slip of several years,^[1] Intel released its newest Itanium 2, codenamed Montecito, in July 2006.

Contents

- 1 History
 - 1.1 Development: 1989–2001
 - 1.2 Itanium processor: 2001–02
 - 1.3 Itanium 2 processors: 2002–present
- 2 Architecture
 - 2.1 Instruction execution
 - 2.2 Memory architecture
 - 2.3 Architectural changes
- 3 Hardware support
 - 3.1 Systems
 - 3.2 Chipsets
- 4 Software support
- 5 Competition
- 6 Supercomputers
- 7 Processors
 - 7.1 Released processors
 - 7.2 Future processors
- 8 Timeline
- 9 References
- 10 External links

Itanium 2

Central processing unit

Itanium 2 logo

| | |
|------------------|--------------------------|
| Produced: | From mid 2002 to present |
| Manufacturer: | Intel |
| CPU speeds: | 733 MHz to 1.6 GHz |
| FSB speeds: | 200 MHz to 533 MHz |
| Instruction set: | Itanium |
| Cores: | 1 or 2 |
| Socket: | PAC611 |
| Core names: | |
| ■ McKinley | |
| ■ Madison | |
| ■ Hondo | |
| ■ Deerfield | |
| ■ Montecito | |

History

Development: 1989–2001

In 1989, HP determined that reduced instruction set computer (RISC) architectures were approaching a processing limit at one instruction per cycle. HP researchers investigated a new architecture called Explicitly Parallel Instruction Computing (EPIC) that allows the processor to execute multiple instructions in one clock cycle. EPIC implements a form of very long instruction word (VLIW) architecture, where one instruction word contains multiple instructions. With EPIC, the compiler determines in advance which instructions can be executed at the same time, so the microprocessor simply executes the instructions and does not need elaborate mechanisms to determine which instructions to execute in parallel.^[4]

Itanium Server Sales forecast history.^{[2][3]}

HP determined that it was no longer cost-effective for individual enterprise systems companies such as itself to develop proprietary microprocessors, so HP partnered with Intel in 1994 to develop the IA-64 architecture, which derived from EPIC. Intel was willing to undertake a very large development effort on IA-64 in the expectation that the resulting microprocessor would be used by the majority of the enterprise systems manufacturers. HP and Intel initiated a large joint development effort with a goal of delivering the first product, codenamed Merced, in 1998.^[4]

During development, Intel, HP, and industry analysts were predicting that IA-64 would dominate in servers, workstations, and high-end desktops, and eventually supplant RISC and complex instruction set computer (CISC) architectures for all general-purpose applications. Several groups began to develop operating systems for the architecture, including Microsoft Windows variants, Linux variants, and UNIX variants. By 1997, it was apparent that the IA-64 architecture and the compiler were much more difficult to implement than originally thought, and the delivery of the Merced began slipping quarter by quarter.^[5] Technical difficulties included the very high transistor counts needed to support the wide instruction words and the large caches. There were also structural problems within the project, as the two parts of the joint team used different methodologies and had slightly different priorities. Since Merced was the first EPIC processor, the development effort encountered more unanticipated problems than the team was accustomed to. In addition, the EPIC concept depends on compiler capabilities that had never been implemented before, so more unanticipated research was needed.

Intel announced the official name of the processor, *Itanium*, on October 4, 1999.^[6] Within hours observers referred to the processor as *Itanic*,^[7] a reference to *Titanic*, the "unsinkable" ocean liner which sank in 1912. *Itanic* has since often been used by *The Register*,^[8] Scott McNealy,^[9] and others.^{[10][11]} It alludes to the perception that Itanium is a white elephant which cost Intel and HP many billions of dollars while failing to achieve expected performance and sales in the originally projected timeframe. Meanwhile, RISC and CISC architects were making steady improvements in superscalar implementations, allowing them to break the one-instruction-per-clock barrier without using EPIC.

Itanium processor: 2001–02

By the time *Itanium* was released in June, 2001, it was no longer superior to contemporaneous RISC and

Intel Itanium processor
Central processing unit



CISC processors. *Itanium* competed at the low-end (primarily 4-CPU and smaller systems) with servers based on x86 processors, and at the high end with IBM's POWER architecture and Sun Microsystems' SPARC architecture. Intel repositioned Itanium to focus on high-end business and HPC computing, attempting to duplicate x86's successful "horizontal" (i.e., single architecture, multiple systems vendors) market. Its success was limited to replacing PA-RISC and Alpha in HP systems and MIPS in SGI's

HPC systems. POWER and SPARC remained strong, while the 32-bit x86 architecture grew into the enterprise space. With economies of scale fueled by its enormous installed base, x86 was the preeminent "horizontal" architecture in enterprise computing. HP and Intel recognized that Itanium was not competitive and replaced it with Itanium 2 a year later, as they had planned. Only a few thousand of the original Itaniums were sold, due to limited availability caused by poor yields, relatively poor performance, and high cost. However, these machines were useful for software development for the Itanium 2 processors that followed. IBM delivered a supercomputer based on this processor.^[12]

Itanium 2 processors: 2002–present

The Itanium 2 was released in 2002, and was marketed for enterprise servers rather than for the whole gamut of high-end computing. The initial Itanium 2 was codenamed McKinley. McKinley used a 180 nm process, but it relieved many of the performance problems of the original Itanium.^[13]

In 2003, AMD released the Opteron, which implemented its x86-64 64-bit architecture. Opteron gained rapid acceptance in the enterprise server space because it provided an easy upgrade from x86. Intel responded by implementing x86-64 in its Xeon microprocessors in 2004.^[14] Intel released a new *Itanium 2* family member, codenamed Madison, in 2003. Madison used a 130 nm process and was the basis of all new Itaniums until Montecito was released in June 2006.

In March, 2005, Intel announced that it was working on a new Itanium device, codenamed Tukwila, to be released in 2007. Tukwila would have four processors and would replace the Itanium bus with a new Common System Interface, which would also be used by a new Xeon.^[15] Intel later said that Tukwila would be delivered in late 2008.^[16]

In November 2005, the major Itanium server manufacturers joined with Intel and a number of software vendors to form the Itanium Solutions Alliance to promote the architecture and accelerate software porting.^[17] The Alliance announced that its members would invest \$10 Billion in Itanium solutions by the end of the decade.^[18]

Architecture

Intel has extensively documented the Itanium instruction set and microarchitecture,^[19] and the technical press has provided overviews.^{[1][5]} The architecture has been renamed several times during its history. HP called it *EPIC* and renamed it to *PA-WideWord*. Intel later called it *IA-64*, before settling on *Intel Itanium Architecture*, but it is still widely referred to as *IA-64*. It is a 64-bit register-rich explicitly-parallel architecture. The base data word is 64 bits, byte-addressable. The logical address space is 2^{64} bytes. The architecture implements predication, speculation, and branch prediction. It uses a hardware register renaming mechanism rather than simple

Itanium processor

| | |
|------------------|-----------------------------|
| Produced: | From June 2001 to June 2002 |
| Manufacturer: | Intel |
| CPU speeds: | 733 MHz to 800 MHz |
| FSB speeds: | 266 MT/s to 266 MT/s |
| Instruction set: | Itanium |
| Socket: | PAC418 |
| Core name: | Merced |

register windowing for parameter passing. The same mechanism is also used to permit parallel execution of loops. Speculation, prediction, predication, and renaming are under control of the compiler: each instruction word includes extra bits for this. This approach is the distinguishing characteristic of the architecture.

The Intel Itanium architecture.

The architecture implements 128 integer registers, 128 floating point registers, 64 one-bit predicates, and eight branch registers. The floating point registers are 82 bits long to preserve precision for intermediate results.

Instruction execution

Each 128-bit instruction word contains three instructions, and the fetch mechanism can read up to two instruction words per clock from the L1 cache into the pipeline. When the compiler can take maximum advantage of this, the processor can execute six instructions per clock cycle. The processor has thirty functional execution units in eleven groups. Each unit can execute a particular subset of the instruction set, and each unit executes at a rate of one instruction per cycle unless execution stalls waiting for data. While not all units in a group execute identical subsets of the instruction set, common instructions can be executed in multiple units. The groups are:

- Six general-purpose ALUs, two integer units, one shift unit
- Four data cache units
- Six multimedia units, two parallel shift units, one parallel multiply, one population count
- two floating-point multiply-accumulate units, two "miscellaneous" floating-point units
- three branch units

Thus, the compiler can often group instructions into sets of six that can execute at the same time. Since the floating-point units implement a multiply-accumulate operation, a single floating point instruction can perform the work of two instructions when the application requires a multiply followed by an add: this is very common in scientific processing. When it occurs, the processor can execute four FLOPs per cycle. For example, the 800Mhz Itanium had a theoretical rating of 3.2 GFLOPS and the fastest Itanium 2, at 1.67Ghz, was rated at 6.67 GFLOPS.

Memory architecture

From 2002 to 2006, Itanium 2 processors shared a common cache hierarchy. They had 16 KiB of Level 1 instruction cache and 16 KiB of Level 1 data cache. The L2 cache was unified (both instruction and data) and is 256 KiB. The Level 3 cache was also unified and varied in size from 1.5 MiB to 24 MiB. The 256 Kib L2 cache contains sufficient logic to handle semaphore operations without disturbing the main arithmetic logic unit (ALU).

Main memory is accessed through a bus to an off-chip chipset. The Itanium 2 bus was initially called the McKinley bus, but is now usually referred to by Intel's official name: the Scalability Port. The speed of the bus has increased steadily with new processor releases. The bus transfers 2x128 bits per clock cycle, so the 200 MHz McKinley bus transferred 6.4 GB/s and the 533 MHz Montecito bus transfers 17.056 GB/s.

Architectural changes

Itanums released prior to 2006 had hardware support for the IA-32 architecture to permit support for legacy server applications, but performance was much worse in comparison with native instruction performance and contemporaneous x86 processors. In 2005 Intel developed a software emulator that provided better performance. With Montecito, Intel removed IA-32 support from the hardware.

With Montecito, Intel made enhancements to the architecture in July 2006.^[20] The architecture now includes hardware multithreading: each processor maintains context for two threads of execution. When one thread stalls due to a memory access the other thread gains control. Intel calls this "coarse multithreading" to distinguish it from

"hyperthreading technology" that was used in some x86 and x86-64 microprocessors. Coarse multithreading is well matched to the *Intel Itanium Architecture* and results in an appreciable performance gain. Intel also added hardware support for virtualization. Virtualization allows a software "hypervisor" to run multiple operating system instances on the processor concurrently. Montecito also features a split L2 cache, adding a dedicated 1 MiB L2 cache for instructions and converting the original 256 KiB L2 cache to a dedicated data cache.

Hardware support

Systems

As of 2007, several manufacturers offer Itanium 2 based systems, including HP, SGI, NEC, Fujitsu, Unisys, Hitachi, and Groupe Bull. In addition, Intel offers a chassis^[21] that can be used by system integrators to build Itanium systems. HP, the only one of the industry's top four server manufacturers to offer Itanium-based systems today, manufactures at least 80% of all Itanium 2 systems. HP sold 7200 systems in the first quarter of 2006.^[22] The bulk of the sales are of enterprise servers and machines for large-scale technical computing, with an average selling price per system in excess of US\$200,000. A typical system uses eight or more Itanium processors.

Chipsets

The Itanium bus interfaces to the rest of the system via a chipset. Enterprise server manufacturers differentiate their systems by designing and developing chipsets that interface the processor to memory, interconnections, and peripheral controllers. The chipset is the heart of the system-level architecture for each system design. Development of a chipset costs tens of millions of dollars and represents a major commitment to the use of the Itanium. Currently, modern chipsets for Itanium are manufactured by HP, Fujitsu, SGI, NEC, Hitachi, and Unisys. IBM created a chipset in 2003, and Intel in 2002, but neither of them has developed chipsets to support newer technologies such as DDR2 or PCI Express.^[23]

Software support

In order to allow more software to run on the Itanium, Intel supported the development of effective compilers for its platform, especially its own suite of compilers.^{[24][25]} GCC is also able to produce machine code for Itanium.^{[26][27]} As of early 2007, Itanium is supported by Windows Server 2003, multiple distributions of Linux (including Debian, Red Hat and Novell SuSE), and HP-UX, OpenVMS, and NonStop from HP, all natively. It also supports mainframe environment GCOS from Groupe Bull and several IA-32 operating systems via Instruction Set Simulators. Using QuickTransit, application binary software for IRIX/MIPS and Solaris/SPARC can run via "dynamic binary translation" on Linux/Itanium. According to the Itanium Solutions Alliance, as of early 2007 over 10,000 applications are available for Itanium based systems,^[28] but Sun contests this number.^[29] The ISA also supports Gelato, an Itanium HPC user group and developer community that ports and supports open source software for Itanium.^[30]

Competition

The Itanium 2 competes in the enterprise server market. Itanium's major competitors include Sun Microsystems' UltraSPARC T2 and UltraSPARC IV+, IBM's POWER6, AMD's Opteron, and Intel's own Xeon servers.

Server Manufacturers' Itanium Products

| Company | | | latest product | |
|---------|------|------|--------------------|-------|
| name | from | to | name | CPUs |
| HP | 2001 | now | Integrity | 1-128 |
| Dell | 2004 | 2005 | PowerEdge 7250 | 1-4 |
| IBM | 2001 | 2005 | x455 | 1-16 |
| Fujitsu | 2005 | now | PRIMEQUEST | 1-32 |
| NEC | 2002 | now | Express5800 /1000 | 1-32 |
| SGI | 2001 | now | Altix 4000 | 1-512 |
| Hitachi | 2001 | now | BladeSymphony 1000 | 1-8 |
| Bull | 2002 | now | NovaScale | 1-32 |
| Unisys | 2002 | now | ES7000/one | 1-32 |

Throughout its history, Itanium has had the best floating point performance relative to fixed-point performance of any general-purpose microprocessor. This capability is useful in HPC systems but is not needed for most enterprise server workloads.

Supercomputers

One computer based on *Itanium 2* appeared in the top 10 of the June 2007 list of the TOP500 supercomputers: *HLRB-II*, at position ten.^[31] *HLRB-II* is operated by the Leibniz Computing Center. It is an SGI Altix 4700 cluster with 9728 Itanium 2 (1.6 GHz) CPUs. Its maximum sustained processing capacity is 56.5 Teraflops.^[32]

The best position ever achieved by an *Itanium 2* based system in the list was #2, achieved in June 2004, when Thunder (LLNL) entered the list with an Rmax of 19.94 Teraflops. In November 2004, Columbia entered the list at #2 with 51.8 Teraflops. The peak number of Itanium-based machines on the list occurred in the November 2004 list, at 16.8%; in June 2007, this was 5.6%.

Processors

Released processors

The Itanium processors show a steady progression in capability. Merced was a proof of concept. McKinley dramatically improved the memory hierarchy and allowed Itanium to become reasonably competitive. Madison, with the shift to a 130 nm process, allowed for enough cache space to overcome the major performance bottlenecks. Montecito, with a 90 nm process, allowed for a dual-core implementation and a major improvement in performance per watt.

| Codename | process | released | Clock | L2 Cache/core | L3 Cache/core | Bus | dies/device | cores/die | watts/device | comments |
|------------------|---------|------------|---------|---------------|---------------|---------|-------------|-----------|--------------|--------------------------------|
| Itanium | | | | | | | | | | |
| Merced | 180 nm | 2001-06 | 733 MHz | 96 KiB | 3 MiB* | 266 MHz | 1 | 1 | ? | off-die L3 cache |
| | 180 nm | 2001-06 | 900 MHz | 96 KiB | 4 MiB* | 266 MHz | 1 | 1 | ? | |
| Itanium 2 | | | | | | | | | | |
| McKinley | 180 nm | 2002-07-08 | 900 MHz | 256 KiB | 1.5 MiB | 400 MHz | 1 | 1 | 130 | HW branchlong, on-die L3 cache |
| | 180 nm | 2002-07-08 | 1 GHz | 256 KiB | 3 MiB | 400 MHz | 1 | 1 | 130 | |
| Madison | 130 nm | 2003-06-30 | 1.3 GHz | 256 KiB | 3 MiB | 400 MHz | 1 | 1 | 130 | |
| | 130 nm | 2003-06-30 | 1.4 GHz | 256 KiB | 4 MiB | 400 MHz | 1 | 1 | 130 | |
| | 130 nm | 2003-06-30 | 1.5 GHz | 256 KiB | 6 MiB | 400 MHz | 1 | 1 | 130 | |
| | 130 nm | 2003-09-08 | 1.4 GHz | 256 KiB | 1.5 MiB | 400 MHz | 1 | 1 | 130 | |

| | | | | | | | | | | |
|------------|--------|------------|----------|----------------|---------|---------|---|---|-----|--|
| | 130 nm | 2004-04 | 1.4 GHz | 256 KiB | 3 MiB | 400 MHz | 1 | 1 | 130 | |
| | 130 nm | 2004-04 | 1.6 GHz | 256 KiB | 3 MiB | 400 MHz | 1 | 1 | 130 | |
| Deerfield | 130 nm | 2003-09-08 | 1.0 GHz | 256 KiB | 1.5 MiB | 400 MHz | 1 | 1 | 62 | Low voltage |
| Hondo | 130 nm | 2004-Q1 | 1.1 GHz | 256 KiB | 4 MiB | 400 MHz | 2 | 1 | 260 | 32 MiB L4 |
| Fanwood | 130 nm | 2004-11-08 | 1.6 GHz | 256 KiB | 3 MiB | 533 MHz | 1 | 1 | 130 | |
| | 130 nm | 2004-11-08 | 1.3 GHz | 256 KiB | 3 MiB | 400 MHz | 1 | 1 | 62? | Low voltage |
| Madison 9M | 130 nm | 2004-11-08 | 1.6 GHz | 256 KiB | 9 MiB | 400 MHz | 1 | 1 | 130 | |
| | 130 nm | 2005-07-05 | 1.67 GHz | 256 KiB | 6 MiB | 667 MHz | 1 | 1 | 130 | |
| | 130 nm | 2005-07-18 | 1.67 GHz | 256 KiB | 9 MiB | 667 MHz | 1 | 1 | 130 | |
| Montecito | 90 nm | 2006-07-18 | 1.4 GHz | 256 KiB+ 1 MiB | 12 MiB | 400 MHz | 1 | 2 | 104 | Virtualization, Multithread, no HW IA-32 |
| | 90 nm | 2006-07-18 | 1.6 GHz | 256 KiB+ 1 MiB | 12 MiB | 533 MHz | 1 | 2 | 104 | |

Future processors

The future of the Itanium family apparently lies in multi-core chips, based on available information about coming generations. As of June 2007, some information is known for the following:

- *Montvale* will be a revision of Montecito bringing slightly higher clock speeds (to 1.66Ghz) and a faster FSB (to 667Mhz). The processor will implement a new power-saving system. Montvale will comprise a set of six variants called the *Itanium 2 9100 series*.^{[33][34]} Release is expected in week 44 of 2007.^[35] The processors were originally expected to be released in June 2007, a year after Montecito.
- *Tukwila*, the first 65 nm design, is due in late 2008.^[36] Tukwila will include four cores, large on-die caches, Hyper-Threading technology and an integrated memory controller, and will implement double-device data correction, which helps to fix memory errors. Tukwila will also implement *Intel QuickPath Interconnect*, a new memory interface that replaces the Itanium bus. *QuickPath* will also be used on the Xeon Nehalem, so Tukwila can use the same chipsets as Nehalem.^[37]
- *Poulson* will use a 32 nm process and will feature four or more cores, multithreading enhancements, and new instructions to take advantage of parallelism, especially in virtualization.^[37]
- For *Kinross*, few details are known other than the existence of the codename.^[37]

Timeline

- 1989:

- HP begins investigating EPIC^[4]
- 1994:
 - June: HP and Intel announce partnership^[38]
- 1995:
 - September: HP, Novell, and SCO announce plans for a "high volume UNIX operating system" to deliver "64-bit networked computing on the HP/Intel architecture"^[39]
- 1997:
 - June: IDC predicts IA-64 systems sales will reach \$38bn/yr by 2001^[2]
 - October: Dell announces it will use IA-64^[40]
 - December: Intel and Sun announce joint effort to port Solaris to IA-64^[41]
- 1998:
 - March: SCO admits HP/SCO Unix alliance is now dead
 - June: IDC predicts IA-64 systems sales will reach \$30bn/yr by 2001^[2]
 - June: Intel announces Merced will be delayed, from second half of 1999 to first half of 2000^[42]
 - IBM announces it will build IA-64 machines^[43]
 - October: Project Monterey is formed to create a common UNIX for IA-64
- 1999:
 - February: Project Trillian is formed to port Linux to IA-64
 - August: IDC predicts IA-64 systems sales will reach \$25bn/yr by 2002^[2]
 - October: Intel Announces the *Itanium* name
 - October: the term *Itanic* is first used
- 2000:
 - February: Project Trillian delivers source code
 - June: IDC predicts Itanium systems sales will reach \$25bn/yr by 2003^[2]
 - July: Sun and Intel drop Solaris-on-Itanium plans^[44]
 - August: AMD releases specification for x86-64, a set of 64-bit extensions to Intel's own x86 architecture intended to compete with IA-64. It will eventually market this under the name "AMD64"
- 2001:
 - June: IDC predicts Itanium systems sales will reach \$15bn/yr by 2004^[2]
 - June: Project Monterey dies
 - July: Itanium is released
 - October: IDC predicts Itanium systems sales will reach \$12bn/yr by the end of 2004^[2]
 - November: IBM's 320-processor Titan NOW Cluster at National Center for Supercomputing Applications is listed on the TOP500 list at position #34^[12]
 - December: Gelato is formed
- 2002:
 - March: IDC predicts Itanium systems sales will reach \$5bn/yr by end 2004^[2]
 - June: Itanium 2 is released
- 2003:
 - April: IDC predicts Itanium systems sales will reach \$9bn/yr by end 2007^[2]
 - April: AMD releases Opteron, the first processor with x86-64 extensions
 - June: Intel releases the "Madison" Itanium 2
- 2004:
 - February: Intel announces it has been working on its own x86-64 implementation (which it will eventually market under the name "Intel 64")
 - June: Intel releases its first processor with x86-64 extensions, a Xeon processor codenamed "Nocona"
 - June: *Thunder*, a system at LLNL with 4096 Itanium 2 processors, is listed on the TOP500 list at position #2^[45]
 - November: *Columbia*, an SGI Altix 3700 with 10160 Itanium 2 processors at NASA Ames Research Center, is listed on the TOP500 list at position #2.^[46]

- December: Itanium system sales for 2004 reach \$1.4bn
- 2005:
 - January: HP ports OpenVMS to Itanium^[47]
 - February: IBM server design drops Itanium support^{[48][23]}
 - June: An Itanium 2 sets a record SPECfp2000 result of 2,801^[49] in a Hitachi, Ltd. Computing blade.
 - September: Itanium Solutions Alliance is formed^[50]
 - September: Dell exits the Itanium business^[51]
 - October: Itanium server sales reach \$619M/quarter in the third quarter.
 - October: Intel announces one-year delays for Montecito, Montvale, and Tukwila^[16]
- 2006:
 - January: Itanium Solutions Alliance announces a \$10bn collective investment in Itanium by 2010
 - February: IDC predicts Itanium systems sales will reach \$6.6bn/yr by 2009^{[3][52][53]}
 - June: Intel releases the dual-core "Montecito" Itanium 2^[54]

References

1. ^^{a b} De Gelas, Johan (November 9, 2005). Itanium—Is there light at the end of the tunnel? (<http://www.anandtech.com/cpuchipsets/showdoc.aspx?i=2598>). *AnandTech*. Retrieved on 2007-03-23.
2. ^^{a b c d e f g h i} Mining Itanium (http://news.com.com/2300-1006_3-5873647-1.html). *CNET News* (December 7, 2005). Retrieved on 2007-03-19.
3. ^^{a b} Bailey, Michelle, et.al. (February 2006). Customer Perceptions of the Future of Itanium (http://www.itaniumsolutionsalliance.org/news/whitepapers_brochures/34842.pdf) (PDF). *IDC*. Retrieved on 2007-03-22.
4. ^^{a b c} Inventing Itanium: How HP Labs Helped Create the Next-Generation Chip Architecture (<http://www.hpl.hp.com/news/2001/apr-jun/itanium.html>). *HP Labs* (June 2001). Retrieved on 2007-03-23.
5. ^^{a b} Hodgin, Rick (June 4, 2001). Intel's Itanium (<http://www.geek.com/procspc/features/itanium/>). *geek.com*. Retrieved on 2007-03-24.
6. ^ Kanellos, Michael (October 4, 1999). Intel names Merced chip Itanium (http://news.com.com/Intel+names+Merced+chip+Itanium/2100-1001_3-230932.html). *CNET News.com*. Retrieved on 2007-04-30.
7. ^ Finstad, Kraig (October 4, 1999, 3:00 a.m.). Re:Itanium (http://groups.google.com/group/comp.sys.mac.advocacy/browse_thread/thread/52238e697177fa52/1d3f87d07be3797f#1d3). *USENET group comp.sys.mac.advocacy*. Retrieved on 2007-03-24.
8. ^ Magee, Mike (October 29, 1999). Intel execs outline Y2K chip futures (http://www.theregister.com/1999/10/29/intel_execs_outline_y2k_chip). *The Register*. Retrieved on 2007-03-24.
9. ^ Berlind, David (November 30, 2001). Interpreting McNealy's lexicon (<http://techupdate.zdnet.com/techupdate/stories/main/0,14179,2828684,00.html>). *ZDNet Tech Update*. Retrieved on 2007-03-19.
10. ^ Demerjian, Charlie (July 18, 2006). Itanic shell game continues (<http://www.theinquirer.net/default.aspx?article=33115>). *The Inquirer*. Retrieved on 2007-03-19.
11. ^ Morgenson, Gretchen (October 19, 2003). Fawning Analysts Betray Investors (<http://www.nytimes.com/2003/10/19/business/yourmoney/19watc.html?ei=5007&en=25393657ce270a5d&ex=1381896000&partner=USERLAND&pagewanted=all&position=>). *New York Times*. Retrieved on 2007-04-27.
12. ^^{a b} Titan Cluster Itanium 800 MHz (<http://www.top500.org/system/ranking/5597>). *TOP500 web site*. Retrieved on 2007-05-16.
13. ^ Hachman, Mark (May 29, 2002). Intel Releases Performance Estimates For Itanium 2 (<http://www.extremetech.com/article2/0,1697,27371,00.asp>). *ExtremeTech*. Retrieved on 2007-09-14.
14. ^ Shankland, Stephen (December 7, 2005). Itanium: A cautionary tale (http://news.zdnet.com/2100-9584_22-5984747.html). *ZDNet News*. Retrieved on 2007-03-17.
15. ^ Merritt, Rick (March 2, 2005). Intel preps HyperTransport competitor for Xeon, Itanium CPUs (<http://www.techbuilder.org/news/60404730>). *techbuilder.org*. Retrieved on 2007-03-31.
16. ^^{a b} Shankland, Stephen (October 24, 2005). Intel pushes back Itanium chips, revamps Xeon (http://news.zdnet.com/2100-9584_22-5911316.html>tag=nl). *ZDNet News*. Retrieved on 2007-03-17.
17. ^ Itanium Solutions Alliance (<http://www.itaniumsolutionsalliance.org/>). *ISA web site*. Retrieved on 2007-05-16.
18. ^ Scott, Bilepo (January 26, 2006). Computing Leaders Announce Strategy for New Era of Mission Critical Computing (<http://en.wikipedia.org/wiki/Itanium>)

- (http://www.itaniumsolutionsalliance.org/news/pr/view?item_key=e30f62bc7770a22d9d95e4d267ed1a63a1a803b5). *Itanium Solutions Alliance Press Release*. Retrieved on 2007-06-02.
19. ^ Intel Itanium Processor Manuals (http://developer.intel.com/design/itanium/manuals.htm). *Intel web site*. Retrieved on 2007-05-16.
20. ^ Intel product announcement (http://www.intel.com/products/processor/itanium2/index.htm). *Intel web site*. Retrieved on 2007-05-16.
21. ^ Intel® Server System SR9000MK4U Technical Product Specification (http://support.intel.com/support/motherboards/server/SR9000MK4U/sb/CS-023638.htm). *Intel web site* (January 2007). Retrieved on 2007-04-14.
22. ^ Vance, Ashlee (June 1, 2006). HP grabs 90% of 'industry standard' Itanic market (http://www.theregister.co.uk/2006/06/01/itanic_q1_gartner). *The Register*. Retrieved on 2007-01-28.
23. ^ ^{a b} Shankland, Stephen (February 28, 2005). Itanium dealt another blow (http://news.zdnet.co.uk/hardware/0,100000091,39189451,00.htm). *ZDNet.co.uk*. Retrieved on 2007-03-24.
24. ^ Barker, Matt (November 8, 2000). Intel Announces New Compiler Versions for the Itanium and Pentium 4 (http://www.gamasutra.com/newswire/bit_blasts/20001108/index4.htm). *Gamasutra (CMP Media Game Group)*. Retrieved on 2007-06-05.
25. ^ Intel Compilers (http://www.intel.com/cd/software/products/asmo-na/eng/compilers/284132.htm). *Intel web site*. Retrieved on 2007-05-16.
26. ^ Gelato GCC Wiki (http://gcc.gelato.org). *Gelato Federation web site*. Retrieved on 2007-05-16.
27. ^ Documentation at GNU.org (http://gcc.gnu.org/install/specfic.html#ia64-x-linux). *GNU Project web site*. Retrieved on 2007-05-16.
28. ^ Bragg, Jenny (September 25, 2006). Itanium Industry Announces Software Application Availability Milestone (http://www.itaniumsolutionsalliance.org/news/pr/view?item_key=552ec8a61793dfe35eb530ce4d598fd9946e4b87). *Itanium Solutions Alliance Press Release*. Retrieved on 2007-06-02.
29. ^ Sun Microsystems-Reality Check (http://www.sun.com/secure/executives/realitycheck/reality-011207.html). *Sun Microsystems web site* (January 12, 2007). Retrieved on 2007-04-03.
30. ^ Gelato Developing for Linux on Itanium (http://www.gelato.org). *Gelato Federation web site*. Retrieved on 2007-05-16.
31. ^ June 2007 Top500 list (http://www.top500.org/lists/2007/06). *TOP500 web site*. Retrieved on 2007-08-04.
32. ^ HLRB-II at TOP500 (http://www.top500.org/system/8385). *TOP500 web site*. Retrieved on 2007-08-04.
33. ^ Courtney, Martin (July 16, 2007). Itanium 2 is here to stay (http://www.itweek.co.uk/itweek/analysis/2194370/itanium-here-stay). *IT Week*. Retrieved on 2007-08-04.
34. ^ Huynh, Anh (July 20, 2007). Intel Readies Itanium 2 9100-Series (http://www.dailytech.com/Intel+Readies+Itanium+2+9100Series/article8075.htm). *Daily Tech*. Retrieved on 2007-08-04.
35. ^ Offerman, Adrian (September 4, 2007). Montvale Processor Ready for Manufacturing (http://www.chiplist.com/Montvale_Processor_Ready_for_Manufacturing/tree3f-article--59-1). *The ChipList*. Retrieved on 2007-09-20.
36. ^ Goodwins, Rupert (February 26, 2007). The Big Interview: Pat Gelsinger (http://news.zdnet.co.uk/emergingtech/0,1000000183,39286049-1,00.htm?r=2). *ZDNet UK*. Retrieved on 2007-03-19.
37. ^ ^{a b c} Tan, Aaron (June 15, 2007). Intel updates Itanium line with 'Kittson' (http://www.zdnetasia.com/news/hardware/0,39042972,62021436,00.htm). *ZDNet Asia*. Retrieved on 2007-06-15.
38. ^ Markoff, John. "COMPANY NEWS: Intel Forms Chip Pact With Hewlett-Packard (http://query.nytimes.com/gst/fullpage.html?res=980DE0D6153AF93AA35755C0A962958260)", *The New York Times*, June 9, 1994. Retrieved on 2007-04-26.
39. ^ Hewlett-Packard Company; Novell; SCO (September 20, 1995). *HP, Novell and SCO To Deliver High-Volume UNIX OS With Advanced Network And Enterprise Services* (http://www.novell.com/news/press/archive/1995/09/pr95220.html). Press release. Retrieved on 2007-04-25.
40. ^ Dell to Integrate Merced (http://www.hpcwire.com/hpc-bin/artread.pl?direction=Current&articlenumber=12123). *HPCWire* (October 17, 1997). Retrieved on 2007-03-19.
41. ^ Intel Corporation, Sun Microsystems, Inc. (December 16, 1997). *SUN TO DELIVER ENTERPRISE-CLASS SOLARIS FOR INTEL'S MERCED PROCESSOR* (http://www.sun.com/smi/Press/sunflash/1997-12/sunflash.971216.3.xml). Press release. Retrieved on 2007-04-25.
42. ^ Lisa DiCarlo (May 28, 1998). Intel to delay release of Merced (http://web.archive.org/web/20010219024245/http://www.zdnet.com/eweek/news/0525/29delay.html). *PCWeek Online*. Retrieved on 2007-05-14.
43. ^ IBM Previews Technology Blueprint For Netfinity Server Line (http://www-03.ibm.com/press/us/en/pressrelease/2478.wss). *IBM web site* (September 9, 1998). Retrieved on 2007-03-19.
44. ^ Stephen Shankland. "Sun, Intel part ways on Solaris plans (http://news.com.com/Sun,+Intel+part+ways+on+Solaris+plans/2100-1001_3-243489.html)", *CNET News.com*, July 21, 2000. Retrieved on 2007-04-25.
45. ^ Thunder at TOP500 (http://www.top500.org/system/ranking/6762). *TOP500 web site*. Retrieved on 2007-05-16.

46. ^ Columbia at TOP500 (<http://www.top500.org/system/7288>). *TOP500 web site*. Retrieved on 2007-05-16.
47. ^ Morgan, Timothy (July 6, 2005). HP Ramps Up OpenVMS on Integrity Servers (<http://www.itjungle.com/breaking/bn070605-story01.html>). *ITJungle.com*. Retrieved on 2007-03-29.
48. ^ IBM server design drops Itanium support (http://articles.techrepublic.com.com/5100-1035_11-5590270.html). *TechRepublic.com* (February 25, 2005). Retrieved on 2007-03-19.
49. ^ Result submitted to SPEC on June 13, 2005 by Hitachi (<http://www.spec.org/cpu2000/results/res2005q3/cpu2000-20050628-04342.html>). *SPEC web site*. Retrieved on 2007-05-16.
50. ^ Itanium Solutions Alliance Formed (http://www.byteandswitch.com/document.asp?doc_id=81342). *Byte and Switch* (September 26, 2005). Retrieved on 2007-03-24.
51. ^ Shankland, Stephen (September 15, 2005). Dell shuttering Itanium server business (http://news.com.com/Dell+shuttering+Itanium+server+business/2100-1006_3-5867239.html). *CNET News.com*. Retrieved on 2007-03-19.
52. ^ Johnston, Stuart (February 23, 2006). IDC: Itanium 2 Poised for Takeoff (<http://entmag.com/news/article.asp?EditorialsID=7200>). *ENT News*. Retrieved on 2007-03-21.
53. ^ Shankland, Stephen (February 14, 2006). Analyst firm offers rosy view of Itanium (http://news.com.com/Analyst+firm+offers+rosy+view+of+Itanium/2100-1006_3-6038932.html). *CNet News*. Retrieved on 2007-03-20.
54. ^ Preimesberger, Chris (July 19, 2006). Is 'Montecito' Intel's Second Chance for Itanium? (<http://www.eweek.com/article2/0,1759,1990766,00.asp>). *eWeek*. Retrieved on 2007-03-23.

External links

- Intel Itanium opened cartridge processor images at [cpu-collection.de](http://www.cpu-collection.de/?10=i&i=2179&n=1&sd=1) (<http://www.cpu-collection.de/?10=i&i=2179&n=1&sd=1>)
- Some undocumented Itanium 2 microarchitectural information (<http://www.gelato.unsw.edu.au/IA64wiki/ItaniumInternals>)
- IA-64 tutorial, including code examples (http://cern.ch/sverre/IA64_1.pdf)

Retrieved from "<http://en.wikipedia.org/wiki/Itanium>"

Categories: All articles with unsourced statements | Articles with unsourced statements since September 2007 | Upcoming chips | Intel | Microprocessors | Instruction processing

■ This page was last modified 16:31, 22 September 2007.
■ All text is available under the terms of the GNU Free Documentation License. (See [Copyrights](#) for details.)
Wikipedia® is a registered trademark of the Wikimedia Foundation, Inc., a U.S. registered 501(c)(3) tax-deductible nonprofit charity.